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Analytical Model and Behavioral Simulation
Approach for a  Fractional-N Synthesizer
Employing a Sample-Hold Element
Marco Cassia, Peter Shah, Member, IEEE, and Erik Bruun, Senior Member, IEEE
Abstract—A previously unknown intrinsic nonlinearity of stan-
dard fractional- synthesizers is identified. A general analyt-
ical model for  fractional- phased-locked loops (PLLs) that
includes the effect of the nonlinearity is derived and an improve-
ment to the synthesizer topology is discussed. Also, a new method-
ology for behavioral simulation is presented: the proposed method-
ology is based on an object-oriented event-driven approach and of-
fers the possibility to perform very fast and accurate simulations,
and the theoretical models developed validate the simulation re-
sults. We show a GSM example to demonstrate the applicability of
the simulation methodology to real study cases.
Index Terms—Linear systems, nonlinearities, phase-locked
loops, phase noise, sigma–delta modulation, simulation.
I. INTRODUCTION
THE DELTA–SIGMA modulation in fractional- synthe-sizers is a technique that has been successfully demon-
strated for high resolution and high-speed frequency synthe-
sizers [1], [2]. These synthesizers use high-order multibit
modulators [8] to dither the divider modulus, introducing the
issue of high-frequency quantization noise down-folding. For
this reason, the derivation of analytical models for noise anal-
ysis and the development of efficient techniques for fast and ac-
curate simulations becomes very important.
Simulation of fractional- synthesizers is difficult for
many reasons [3]; simulation time tends to be long since a large
number of samples is necessary in order to retrieve the statis-
tical behavior of the system. The dithering applied on the divider
modulus makes the behavior of the synthesizers nonperiodic in
steady state; therefore, known methods for periodic steady-state
simulations [6] cannot be applied to fractional- synthe-
sizers.
Traditional time sampling simulations based on fixed time-
steps or adaptive time-steps quantize the location of the edges
of the digital signals. This causes quantization noise and more
severely, nonuniform sampling, which is a highly nonlinear phe-
nomenon and leads to down-folding of high-frequency noise.
Different techniques to solve the quantization issue have been
proposed in [3] and [5]. In [3], an area conservation principle ap-
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proach allows to use uniform time-steps in the simulation. In [5],
a simple event-driven approach is used in combination with iter-
ative methods to calculate the loop filter response for integer-
phased-locked loops (PLLs). Event-driven simulators offer an
alternative approach for simulating fractional- synthesizers in
a fast and accurate manner, and have so far been unexplored for
this application area.
In this paper, we present and discuss a new simulation
methodology based on an object-oriented event-driven ap-
proach [18]. This methodology, besides being accurate and
highly efficient, prevents nonlinear time quantization from
appearing in the simulation. In addition, it allows easy mod-
ification and augmentation of individual blocks separately
without having to worry about interaction with other blocks.
Before discussing the simulation methodology, we identify
a previously unknown intrinsic nonlinear phenomenon in the
standard PLL topology [18], which causes down-folding of
high-frequency quantization noise and hence increased close-in
phase-noise. In Section II, we propose a simple enhancement to
the synthesizer topology to eliminate the intrinsic nonlinearity;
in Section III we derive a linear model, and in Section IV we
extend the model to incorporate the nonlinear effect.
In Section V, we present and discuss the simulation method-
ology. Finally in Section VI, we compare results from simula-
tions with the theory developed. Also we demonstrate the appli-
cability of the simulation methodology to a direct GSM modu-
lation synthesizer.
II. SAMPLE-HOLD TOPOLOGY
Before deriving a linear model for fractional- synthe-
sizers, we address a nonlinear issue intrinsic to the standard
synthesizer topology. The phase frequency detector samples the
phase error in a nonuniform manner. The phase frequency de-
tector produces UP and DOWN pulses of variable length occur-
ring, respectively, after and before the sampling point. The sam-
pling is thus spread out over time around the reference clock
edge and that effectively constitutes nonuniform sampling. This
is illustrated in Fig. 1.
Nonuniform sampling is a highly nonlinear phenomenon and
causes the down-folding of high-frequency noise. The contribu-
tion of the down-folded noise to the overall output phase noise
can be relevant, especially since high-frequency and high-power
quantization noise is present.
1057-7130/03$17.00 © 2003 IEEE
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Fig. 1. Nonuniform sampling.
Fig. 2. S/H  fractional-N synthesizer.
To solve the nonuniform sampling problem, we adopt the
topology [18] shown in Fig. 2. The structure is similar to
ordinary fractional- synthesizers except for the presence
of a sample-hold block between the charge-pump and the loop
filter. By resampling the charge pump output at regular time
intervals, the nonlinearity previously discussed is eliminated.
The sample-hold has another beneficial effect: it prevents the
modulation of the loop filter voltage by the reference clock,
hence, ideally it eliminates reference spurs in the voltage-con-
trolled oscillator (VCO) output. In reality, low-level spurs may
appear at the output due to the charge feedthrough in the control
switch.
The use of sample–hold detectors is known [12], [16] to give
good spurious performance; sampled PLL circuits have been
already used in clock and data-recovery circuits [13]. A sam-
pled feed-forward network has been recently proposed in a clock
generator PLL architecture [14]. However, to the knowledge of
the authors, the sample-hold technique has not been used be-
fore in fractional- synthesizers for the purpose of com-
pensating the nonuniform sampling operation of the phase-fre-
quency detector (PFD).
In Section III, we present a derivation of a linear model of the
S/H fractional- synthesizer. The resulting linear model
is similar to [4], but the derivation is more straightforward and
provides more intuitive insight.
III. LINEAR MODEL DERIVATION
The starting point is the sample-hold portion of the syn-
thesizer. A possible implementation is shown in Fig. 3. This
circuit uses a switched-capacitor integrator to carry out both
the sample-hold function as well as the integrator function
that is usually implemented by the loop filter. Note, that the
sample-hold block is in series with the loop filter: both the
integral and the proportional loop corrections are sampled and
Fig. 3. Possible implementation of PFD and charge-pump with sample-hold.
held for each PFD sampling interval. To derive the transfer
function we start by considering the charge deposited on the
capacitance
(1)
where is the phase error waveform into the PFD. After
a certain delay the charge is transferred to and added to
the charge previously stored
(2)
In voltage terms and inserting the expression for
(3)
Taking the Laplace transform yields
(4)
In (4), is still modeled in the discrete-time domain,
i.e. as a train of delta-functions. In reality, the output voltage is a
staircase function. As a consequence, (4) is further modified by
a zeroth-order hold network that converts the impulse-train into
the staircase waveform. The transfer function of the zeroth-order
hold network is given by
(5)
The actual transfer function from phase difference (PFD
input) to integrator output is then given by
(6)
Consequently, the circuit in Fig. 3 can be modeled as shown
in Fig. 4. Note that in Fig. 4 the integration has been ab-
sorbed in the loop filter transfer function . Thus, the only
difference introduced in the linear model by the sample-hold is
the delay . Note that the sampling now always occurs at reg-
ular time intervals, namely at the negative edge of the reference
clock.
In the setup shown in Fig. 3, the delay is equal to
half a reference period. The delay is necessary to allow the
charge-pump current to be completely integrated before the
sampling operation takes place. Note also that the sampling
switch needs to be opened while the charge pump is active.
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Fig. 4. Linear model of S/H portion.
Fig. 5. PLL waveforms.
The control logic of Fig. 3 takes into account the fact that the
rising edge of the DOWN pulse occurs before the rising edge of
the reference clock.
If a trickle current is used in the charge-pump (e.g. only UP
pulses are generated in the lock state) then it is sufficient to
invert the reference clock signal to generate a proper
signal.
A. Divider
We will now derive a simple linear model for the divider with
dithering. The first step is to find the timing deviations with the
aid of Fig. 5. N is the nominal divider modulus and is the
dithering value provided by the modulator. Note that the UP
and DOWN pulses have variable length and occur, respectively,
after and before the reference signal. As already stated, the sam-
pling is spread out over time before and after the sampling point.
According to the timing diagram we can write
(7)
Indicating with the average value of ( is the frac-
tional divider value), the reference period can be expressed
as
(8)
In deriving (8), we are making the important approximation
that is constant. This assumption is reasonable for re-
ceive–transmit synthesizers with narrow modulation bandwidth.
In these cases, the relative frequency variation of the VCO is
small, which means that is nearly constant.
Defining and substituting from (8)
into (7) yields
(9)
Fig. 6. Complete linearized sample–hold  fractional-N PLL.
Converting to phase domain we have
(10)
We can finally derive an expression for the additive noise
caused by dithering the divider ratio
(11)
The Laplace transform yields
(12)
Setting , (12) can be equivalently written in the
digital domain (Z-transform)
(13)
The previous equation shows that the noise undergoes
an integration but is otherwise shaped by the loop in exactly the
same way as the reference clock phase noise.
The final linear model is shown in Fig. 6, where signal
transfer function (STF) and the noise transfer function (NTF)
are the modulator, respectively [8]. The NL block in the
model indicates the nonlinear effect that occurs in the PLL if
the sample-hold block is not used. An analytical derivation of
such effect is presented in Section IV. The closed-loop transfer
function is given by (Fig. 6)
(14)
The phase noise properties can now be predicted from
straightforward linear systems analysis [11]. Also, although
Fig. 6 indicates modulation, the linear model has been
derived with no assumption on the type of modulation used to
dither the divider modulus (e.g., it is valid for any fractional-
topology [7]).
B. Modulation
The modulation can be modeled as additive phase con-
tribution (also shown in Fig. 6). As an example, a MASH
architecture [9] of order is used in the analysis. The quan-
tizer causes quantization noise which is added to the output
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word. Such noise is spread out over a bandwidth of
and is high-pass shaped by the modulator with a
noise transfer function (NTF) given by
(15)
The STF is given by
(16)
Assuming that the quantization noise is independent of the
input signal, the power spectral density of the bit stream can be
expressed as
(17)
From the linear model of Fig. 6 we can find the transfer func-
tion from the output of the NTF to the output phase
(18)
Finally the output phase noise power spectral density (PSD)
due to the quantization noise is simply given by
(19)
The effect of quantization at the input (i.e. due to finite
input word length) can be evaluated in the same way. The PSD
is given by
(20)
where is the number of bits below the decimal point in the
input. The calculation of the PSD of the PLL phase error
due to the input quantization is then straightforward (Fig. 6)
(21)
The output phase noise due to other noise sources, such as
charge-pump noise or VCO noise can be evaluated in a similar
way.
IV. ANALYTICAL EVALUATION OF THE
INTRINSIC NONLINEARITY
As previously mentioned, in synthesizers an intrinsic
non linearity affects the close-in phase noise. We will now
show that in standard synthesizers, the charge-pump output
contains an additional noise term, which is caused by
the nonuniform pulse stretching shown in Fig. 5.
We begin by taking the Fourier transform of the charge-pump
output
(22)
With the aid of Fig. 5, the previous equation can be written as
(23), shown at the bottom of page, which simplifies to
(24)
By solving the integral, (24) becomes
(25)
We now perform a second-order Taylor series expansion of
the term
(26)
(27)
Equation (27) contains two terms. The first one is simply a
linearly filtered version of the quantization noise, as predicted
by the linear model in the paper. The second term quantifies
the undesired nonlinear effect caused by the nonuniform pulse
stretching. As can be seen, it is essentially the Fourier transform
of the filtered quantization noise squared, followed by a differ-
entiation.
The NL block in Fig. 6 symbolizes the nonlinear effect and,
according to the above analysis, it can be modeled as shown in
Fig. 7.
Based on the previous analysis we can write an analytical ex-
pression for the PSD of the excess noise that occurs in standard
PLL (i.e. without sample-hold)
(28)
if
if
(23)
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Fig. 7. Nonlinearity model.
Fig. 8. Phase noise PSD for different  modulator orders.
where “ ” denotes the convolution and is given by (14)
is given by
(29)
with given by (17).
Fig. 8 shows the equivalent phase-noise at the phase-fre-
quency detector input (top row) and at the PLL output (bottom
row) for both sample-hold and nonsample-hold topology
and for different modulator orders. The values of the
parameters used in the graphics can be found in Section VI. If
a nonsample-hold PLL is used then an excess noise appears
and the total noise becomes as shown by the dashed curve. Of
course, the regular quantization noise also gets worse with
increasing frequency. So, at high-offset frequency the excess
noise actually becomes insignificant in comparison with the
noise. Notice also that the excess phase noise effect is more
noticeable for high-order modulators. This is because the
high-frequency quantization noise is stronger so that more noise
is down-folded. On top of this, the low-frequency quantization
noise is lower, which makes the excess noise more significant
in comparison.
The contribution of the excess noise might not always be sig-
nificant with respect to other PLL noise sources, such as the
charge-pump noise, which usually dominates at low frequency.
However it is still valuable to quantify and to model the effect
of the nonlinearity in order to ensure correct performance of the
PLL in all cases.
V. EVENT-DRIVEN OBJECT ORIENTED METHODOLOGY
As discussed in the introduction, the use of event-driven sim-
ulators is very attractive. Besides providing precise time-steps,
Fig. 9. Simulation model.
as explained later in the section, event-driven simulations are
also very fast and highly efficient. In fact, the number of cal-
culations is kept to a minimum because synthesizer signals and
variables are calculated only when a transition occurs.
The simulation method proposed in [3] ensures extremely
high computation speed because, instead of simulating the true
time domain behavior, it effectively operates in a subsampled
manner on the merged VCO-divider block. This idea makes
the method in [3] very attractive too. However, this idea could
equally well be used in the event-driven approach, speeding
up the simulation tremendously. In this case, the VCO would
sample the loop-filter once for every reference cycle. This sub-
sampling operation implicitly relies on the assumption that the
power level of the noise at high-frequency offset is not giving a
significant contribution when aliased to low frequency. Thus,
if the assumption holds, the event-driven approach would be
equally as fast as the method in [3]. However, even without the
VCO-divider merging approach, the event-driven method is al-
ready so fast that it is hardly worthwhile to use this merging
technique.
A unique strength of the event-driven methodology we pro-
pose is that it is exact and does not require assumptions or ap-
proximations. The simulation setup is structured in an object-
oriented way: PLL blocks are connected through signals that
are responsible for timing and for data exchange, as shown in
Fig. 9. Note that IN/OUT signals can operate also as implicit up-
date signals (e.g. the UP/DOWN signals from the charge-pump).
Whenever a block is called from the simulator, a specific op-
eration is performed and an event may be posted. As shown in
Fig. 10, the simulator inserts the event in the event queue in the
proper time order and extracts from the queue the next event that
needs to be executed, resulting in the update of the signals/vari-
ables of a block.
This means that each PLL block can be coded as an inde-
pendent unit, without worrying about the interaction and the
sequencing with the other blocks. The fact that each block is
self-contained allows to change and refine the behavior of a
single block without affecting the coding of the other PLL units.
The simulator itself keeps track of the succession of the events
with the event queue. A more detailed explanation of this con-
cept can be found in [17].
The advantage of maintaining a simulation event-queue is
that the simulation time points occur exactly at the moment of
the execution of the event. Thus, the simulation time points are
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Fig. 10. Simulation structure.
always aligned with the edges of the signals, providing 100%
accurate time-steps.
Coding the behavior of the synthesizer digital blocks is
straightforward; the description of the loop filter and of the
VCO requires particular attention, as discussed next. More
details about the methodology implementation can be found in
[17].
A. Loop Filter
We propose a simple method based on state–space equations
description. The way the loop filter is modeled can be visu-
alized with the help of Fig. 9. Every time the VCO and the
charge-pump are executed, they post events requiring the up-
date of the loop filter state. When these events are extracted
from the event-queue to be executed, the simulator calls the loop
filter to update its state and to calculate a new control voltage
according to the actual input value. The event posted from the
charge-pump indicates that a change has occurred at the loop
filter input; the VCO event is posted to obtain the actual control
voltage.
To describe the loop filter behavior in mathematical terms
we start from its transfer function and we derive its State-Space
Formulation. We assume the loop filter transfer function to be
given by the following equation:
(30)
Note that (30) also includes the integrating capacitance. With
a partial fraction expansion, (30) can be decomposed into four
parallel blocks, namely an integrator and three first-order
blocks. Noting that between the update times the input to the
loop filter is constant (e.g. is appearing as a staircase to the
loop filter), the equation describing the behavior of each of the
three blocks is given by (state equation solution)
(31)
The equation that describes the integrating block is given by
(32)
The VCO control voltage is then given by
(33)
The model for the loop filter is then simply given by a set of
equations which describe exactly the behavior of the loop filter.
TABLE I
DESIGN PARAMETERS
TABLE II
LOOP PARAMETERS
This representation of the loop filter can be directly converted
into simulation code. It is important to underline that the filter
behavior is modeled with no approximation. Also, the loop filter
update takes place only when required by other blocks: the up-
date time intervals are not uniform. This makes the simulation
methodology very efficient, since the calculations occur only at
the required time steps. Further implementation details can be
found in [17].
B. VCO Model
The VCO is modeled as a self-updating block. Such operation
can be visualized as shown in Fig. 9. The pseudocode describing
the VCO behavior is presented in algorithm 1. The update takes
place at discrete time instances, namely every half-VCO cycle.
Every half-period the VCO receives the update VCO control
voltage from the loop filter; on the basis of the received value,
the new VCO period is calculated.
The VCO completes its execution by posting two events. The
first event is the execution of the loop filter block at the next
time point when the VCO update will take place. This ensures
that the value used to calculate the semiperiod of the VCO is
always updated. The second event is simply the scheduling of
the next VCO block call.
Due to the finite number representation of the simulator, the
effects of the number truncation represents a potential problem
in the calculation of the VCO period. In order to avoid the ac-
cumulation of the truncation error, the calculation of the VCO
semiperiod can be implemented as a first-order modulator.
In this way, the accumulation error is always driven to zero on
average.
Algorithm 1 VCO pseudocode
MODULE VCO
input control_voltage
output VCO_clk
// Update the in-
stantaneous frequency
VCO_semiperiod=0.5/ // Calculate
the new semiperiod
VCO_clock = NOT (VCO_clock) // Update
the VCO_clock signal
POST_EVENT(update_loop @ cur-
rent_sim_time VCO_semiperiod)
POST_EVENT(execute VCO @ cur-
rent_sim_time VCO_semiperiod)
END MODULE
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Fig. 11. Phase Noise PSD: sample-hold PLL versus regular PLL.
VI. RESULTS
The PLL topology presented in Section II is simulated with
Verilog XL, but the simulation methodology can be applied to
any kind of event-driven simulators. For example, the simula-
tion core can be easily implemented with a few lines of C code.
The choice of Verilog is a matter of convenience: its inte-
gration in the Cadence Environment allows easier debugging,
schematic capture, and plotting capabilities. Moreover, the Ca-
dence Environment offers the possibility to directly use the Ver-
ilog code together with Spice-like simulators to run mixed-mode
simulation. However, simulations in a mixed-mode environment
require long simulation time. As a comparison, to simulate in an
event-driven simulation 2 million VCO cycles (equivalent to 1
ms) recording in a file 4 million data points, the time of execu-
tion is less than 15 min on a RISC 8500 processor (it reduces
to only 5 min if the VCO simulation time points are not written
to a file). The same simulation in a mixed-mode environment
takes more than 20 h, without reaching the same accuracy. A
fully analogue simulator such as SPICE would probably require
a simulation time at least one order of magnitude longer.
The main parameters of the simulated PLL are resumed in
Table I. The modulator is a MASH fourth order and the
parameters of the loop filter are presented in Table II.
We now present several simulation results obtained by the
event-driven methodology in order to
• validate the theory developed and evaluate the effect of the
sample-hold block;
• evaluate the effects of nonidealities and nonuniform delay
in the divider moduli;
• demonstrate the applicability of the simulation method-
ology to a real study case, namely direct GSM modulation.
We start by showing the effects of the nonuniform sampling
at the PFD. The effect of other noise sources will be discussed
later. Fig. 11 shows the PSD of the output phase noise due
to the quantization for two different synthesizer topologies:
the PSD of the sample-hold PLL is compared with the PSD of
the standard PLL. The sample-hold PLL has a lower overall
phase noise and does not present spurs. By contrast the standard
PLL (i.e without sample-hold) has greatly increased close-in
phase noise as well as reference spurs.
In the same figure, the PSD from simulations is compared
with the predicted theoretical curves. Clearly, the curves ob-
tained from the simulation match very well with the PSD de-
scribed by (19) [for the sample-hold synthesizer topology] and
(28) [for the standard synthesizer topology].
The low-frequency noise floor (“dithering noise floor” in
Fig. 11) is due to a very small amount of dithering applied
on the modulator input. In absence of modulated data,
dithering is necessary to avoid the presence of fractional spurs.
In the previous figure, only the effect of the quantization
noise on the output phase noise has been considered. The effects
of other noise sources can be easily evaluated in the simulation,
in a similar manner as described in [3]. Due to the object-ori-
ented nature of the simulation it is easy to add new blocks that
generate noise: the charge-pump white noise is obtained from a
random number generator block and the VCO noise can be gen-
erated with another random number generator block followed
by a filter block (coded in the same way as the loop filter).
Another option is to read the noise data from a file; in this
way it is possible to use data from other simulations or from
real measurements. As an example, Fig. 12 shows the PSD of
the output phase noise due to the contribution of quanti-
zation noise and VCO phase noise (in this example, the VCO
phase noise is about 140 dBc/Hz @ 1-MHz offset). Together
with the simulation result, Fig. 12 presents the predicted con-
tribution of the single noise sources; the typical VCO phase
noise ( 20 dB/decade characteristic) determines an increased
close-in phase noise.
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Fig. 12. Phase noise power spectral density with VCO noise added.
Fig. 13. Voltage PSD for different divider delays with GSM modulation.
A. Simulation Example: Direct GSM Modulation
The event-driven methodology and the linear model were ap-
plied to the study case of synthesizers for direct GSM mod-
ulation. The effects of nonidealities such as charge-pump mis-
matches, variation in the VCO gain, and variable delay in the
divider modulus can be easily evaluated with the aid of the sim-
ulations. A brief account of the results will be given here; more
results can be find in [17].
To evaluate the dynamic behavior of the simulator real GSM
data was fed into the modulator through a digital prewarp
filter [15], which compensates for the PLL transfer function.
The transmitted output spectrum lies within the mask specified
by the GSM standard and the rms phase error is smaller than
0.5 rms in the ideal condition.
As an example, the effects of a variable delay on a single
divider modulus can be seen in Fig. 13. When the delay
increases, the transmit power spectrum lies outside the mask
specification. In fact, nonuniform propagation delay for the
divider moduli is equivalent to nonuniform quantization in
multibit DACs and causes down-folding of high-frequency
noise.
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The small reference spur in Fig. 13 is caused by a small dc
content in the input data. In fact, the input data of the modu-
lator is not ideal, but it is taken from a real implementation (e.g.,
the length of the Gaussian filter is finite).
The conclusions from the simulation on the study case can be
summarized as follows.
• Identical results are achieved with a modulator based
on a MASH or on a Candy architecture [10].
• It is important to ensure equal propagation delay for all
divider moduli, otherwise the transmit power will exceed
the GSM mask specification
• Even a small mismatch in the charge-pump currents re-
sults in a large close-in phase noise increase. To compen-
sate the charge-pump current mismatches a fixed trickle
current source can be used, in order to have pulses in only
one direction (e.g. only UP pulses) under lock condition.
The penalty of this choice is an increased spur level in
the output spectrum for the standard PLL, but not for the
sample-hold PLL.
• For receive synthesizers, the sample-hold topology greatly
reduces close-in phase noise. In transmit mode, the in-
creased close-in phase-noise integrates up to a relatively
small rms phase error; consequently, it is acceptable to use
the standard topology. However, the sample-hold elimi-
nates the spur problems; this means that a trickle current
can be used in the charge-pump to compensate for current
mismatches.
The same conclusions are obtained in the study of a syn-
thesizer whose target is the DCS specification. This indicates
that the sample-hold PLL is suitable for both direct GSM/DCS
modulation.
VII. CONCLUSION
This work identified an intrinsic nonlinearity of standard
synthesizers and presented a sample-hold topology to solve this
issue. The sample-hold also eliminates the problem of reference
spurs in the output spectrum. A general analytical model was de-
rived for the fractional- synthesizer and was augmented
to include the effects of the discussed nonlinearity. Moreover
the model is valid for any kind of divider dithering, not just
modulation; thus, regular fractional- PLLs can also be ana-
lyzed using this model.
We also proposed a new simulation approach based on a
object-oriented event-driven methodology. The simulation
methodology is very accurate because it does not require
approximations and undesirable time quantization phenomena
are avoided, the only limit being the numerical accuracy of the
event-driven simulator. One of the advantages of this approach
it is its capability to naturally predict nonobvious phenomena
such as noise down-folding, without having to resort to any
special measures.
The comparisons presented in Section VI demonstrate a very
good match between the theoretical model and the simulations.
The examples provided show that the simulation methodology
can be applied to the study of the effects of multiple nonideal-
ities. As an example, a study case for direct GSM/DCS modu-
lation was briefly presented and a summary of the results was
shown, which indicate that the sample–hold fractional-
synthesizer is suitable for fulfilling the GSM/DCS standard.
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